ProductsCareers

 

Type: 1Mx32
Part Number VG4632321AQ

Description  
Cycle Time (ns)  
Features (Refresh)  
Package (pin-width, type)  
 

Description

The VG4632321A SGRAM is a high-speed CMOS synchronous graphic RAM containing 32M bits. It is internally configured as a dual 512K x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 512K x 32 bit bank is organized as 2048 rows by 256 columns by 32 bits. Read and write accesses to the SGRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The VG4632321A provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with burst termination option. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, it features the write per bit and the masked block write functions. By having a programmable Mode register and special mode register, the system can choose the best suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth, and when combined with special graphics functions result in a device particularly well suited to high performance graphics applications.

Features

• Fast access time from clock: 4.5/5/5.5/6/7ns

• Fast clock rate: 222/200/183/166/143MHz

• Fully synchronous operation

• Internal pipelined architecture

• Dual internal banks(512K x 32-bit x 2-bank)

• Programmable Mode and Special Mode registers

- CAS Latency: 1, 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: interleaved or linear burst
- Burst Read Single Write
- Load Color or Mask register
• Burst stop function

• Individual byte controlled by DQM0-3

• Block write and write-per-bit capability

• Auto Refresh and Self Refresh

• 2048 refresh cycles/32ms

• Single + 3.3V power supply

• Interface: LVTTL

• JEDEC 100-pin Plastic QFP package

 

Copyright(c) 1999, Vanguard International Semiconductor-America.